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Circuit Minimizes Current Drain Caused by Neon Indicator Lamps 
The problem: 
Neon indicator lamps place high loads on the cir-
cuitry being monitored, requiring the loading effect 
of the indicator to be considered in the circuit design. 
In addition, loading usually occurs in the worst 
possible situation, i.e., when the driving transistor 
is in the OFF state. Thus, any current fed back from 
the device lowers the voltage necessary for the indica-
tion. 
The solution: 
A circuit is provided which will light the neon lamp 
by the back leakage current of the driving transistor, 
rather than by the transistor's saturation or "on-state" 
current. 
How it's done: 
In the circuit shown, a high voltage switching tran-
sistor Ql is used as a buffer switch to control the 
operation of the neon lamp. The resistor RI limits 
the lamp current while resistor R2 equalizes the poten-
tial between the electrodes of the lamp when the 
switch is in the OFF state so that the lamp will be 
completely extinguished. The input levels are: zero 
volts for a lighted indication, and a negative potential 
in excess of five volts for the extinguished condition. 
These voltage levels may be varied as a function of 
the resistance R3. 
Resistor R3 establishes the on-off bias for Qi. The 
OFF current is derived from the collector load resistor 
of the driving circuit, when this driving circuit is in 
the cutoff state (negative voltage input to R3). The 
OFF current for transistor QI is limited by this base 
resistor R3 and by the back leakage current of the 
transistor itself (2 to 7 nanoamperes). 
The ON current of the device (lighted condition) 
is derived from the back leakage current of Q1 which
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develops a biased current across R3, causing QI to 
conduct. In order to develop this biased voltage, the 
emitter of Qi must be at the same voltage reference 
point as the input side of R3, when the driving circuit 
is in the ON or saturated state (output close to zero 
volts potential). For this reason, two components, 
CR1 and R4, are used to establish a slight positive 
potential at the emitter of the indicator transistors. 
Only one R4-CR I combination is required for a signif-
icant number of indicator devices. In actual practice, 
R4 and CR1 are not necessary in most transistor logic; 
however, if the driving transistor is a silicon device, 
this combination probably will be required. 
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Notes: 
1. This circuit provides an operating speed beyond 
that possible with any indication circuit using 
a saturation principle. 
2. The technique is of major significance to ground, 
underwater and airborne computer design (status 
of flip-flops, gates and delay devices), or in any 
situation where power must be rationed. 
3. Inquiries concerning this innovation may be di-
rected to: 
Technology Utilization Officer 
AEC-NASA Space Nuclear Propulsion Office 
U.S. AtomicEnergy Commission 
Washington, D.C. 20545 
Reference: B70-10534
Patent status: 
No patent action is contemplated by the AEC or 
NASA.
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